Publication
VLSI Technology 2018
Conference paper

Leakage aware Si/SiGe CMOS FinFET for low power applications

View publication

Abstract

Leakage in Si/SiGe CMOS FinFET is examined. Si cap passivation effectively improves SiGe pFET Dit, subthreshold slope, and mobility, which improves pFET DC performance by 20%. SiGe GIDL is higher than Si by a factor of 9, though GIDL is limited to 50pA/um. SiGe GIDL reduction knobs to meet Si counterpart are demonstrated. The results open the door to the next stage of Si/SiGe CMOS FinFET such as low power and low leakage applications.

Date

25 Oct 2018

Publication

VLSI Technology 2018

Authors

Share