Deep learning acceleration in 14nm CMOS compatible ReRAM array: device, material and algorithm co-optimizationN. GongMalte J. Raschet al.2022IEDM 2022
Critical Elements for Next Generation High Performance Computing Nanosheet TechnologyR. BaoC. Durfeeet al.2021IEDM 2021
Gate-Last IO Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic TechnologiesM. BhuiyanM. Kimet al.2021IEDM 2021
Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport DevicesH. JagannathanB. Andersonet al.2021IEDM 2021
Electromigration and Line R of Graphene Capped Cu Dual Damascene InterconnectT. NogamiS. Nguyenet al.2021IEDM 2021
Imaging, Modeling and Engineering of Strain in Gate-All-Around Nanosheet TransitorsS. RebohV. Boureauet al.2019IEDM 2019
Multiple-Vt Solutions in Nanosheet Technology for High Performance and Low Power ApplicationsRuqiang BaoReinaldo A. Vegaet al.2019IEDM 2019
Full Bottom Dielectric Isolation to Enable Stacked Nanosheet Transistor for Low Power and High Performance ApplicationsJ. ZhangS. Pancharatnamet al.2019IEDM 2019