About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SPIE Advanced Microelectronic Manufacturing 2003
Conference paper
Layout Optimization at the pinnacle of Optical Lithography
Abstract
This paper attempts to shed more light on the widely acknowledged need to improve the manufacturability of integrated chip layouts for sub-100nm technology nodes. After reviewing the parametric performance targets and time constraints of the 65nm and 45nm technology nodes, the paper elaborates on the principles of popular resolution enhancement techniques, their impact on chip layouts, and the opportunity for broad layout improvement which they afford. Finally, the viability and feasibility of layout optimization based on a design-for-manufacturability mantra and enabled through 'radically design restrictions' is explored.