About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
High-speed and high-density chip-to-chip interconnections: Trends and techniques
Abstract
Electronic circuit and system designers are trying to deal with package and board nonidealities by using advanced circuit techniques such as predistortion, equalization, multilevel coding, and digitally controlled feedforward CDR blocks. This generally increases the power consumption and therefore limits the maximum number of I/O circuit per chip. Improved packaging technologies with well-controlled signal lines and highly stabilized DC supply would definitely make the life easier for circuit designers.