About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICPT 2007
Conference paper
Evaluation of Cu CMP barrier slurries for Ultra Low-k dielectric film (k~2.4) for 45nm technology
Abstract
Various barrier slurryies for Cu CMP process are evaluated for integratoin of porous ULK (Ultra Low-k, k~2.4) for 45nm technology. The fat-wire dual damascene levels were built with Cu metallization and ULK inter level dielectric. Barrier polishing process removes the remaining etch Hard-Mask and polishes directly into ULK, targeting ~300A removal of ULK film. The study shows that barrier slurries affect the topography, defectivity and within-wafer uniformity. k-value shift measurements on blanket wafers showed that acidic slurry has minimal k-value shift compared to alkaline slurries. However, the k value can be restored with post CMP annealing. k value extracted from integrated wafers using alkaline slurry showed no change due to CMP.