About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EOS/ESD 2006
Conference paper
Design and characterization of a multi-rc-triggered MOSFET-based power clamp for on-chip ESD protection
Abstract
We present a novel multi-RC-triggered MOSFET-based power clamp with up to 70% trigger circuit area reduction and improved transient HBM, MM, and CDM ESD clamping performance. A three-stage RC-trigger circuit design gives a 300ns self-shutdown time during power-up for mistrigger leakage current control and an improved mistrigger immunity down to 1μs power-up rise time. TLP and HBM hardware characterization data from a 90nm CMOS technology show >5A failure current and >3kV HBM robustness for a designed MOSFET width of 4000μm. © 2006 ESDA.