Amol Inamdar, Sergey Rylov, et al.
IEEE TAS
Paper
A 1.3 Gsample/s 10-tap full-rate variable-latency self-timed FIR filter with clocked interfaces
Abstract
A 6b 10 tap-full rate distributed arithmetic digital finite impulse response filter (DFIR) is reported using dynamic logic datapath with independent precharge and compute signals per domino stage. The basic architecture of the filter is full rate, distributed arithmetic with signed-digit offset binary (SDOB) number representation. Two 8b 16-entry loadable tables contain the precomputed partial sums used by the distributed arithmetic algorithms.
Related
Bodhisatwa Sadhu, Mark A. Ferriss, et al.
RFIC 2012
Shupeng Sun, Fa Wang, et al.
IEEE TCAS-I
Conference paper
A 30Gb/s 1:4 demultiplexer in 0.12μm CMOS
Alexander Rylyakov, Sergey Rylov, et al.
ISSCC 2003