Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities
- 2014
- MICRO 2014
I'm a Senior Research Scientist in the Efficient and Resilient Systems Research Group at IBM T. J. Watson Research Center. I received the PhD degree on Computer Architecture, Networks and Systems from Polytechnic University of Catalonia (UPC) in 2014.
I'm involved in research and development work in the area of power-aware, sustainable and resilient computer architectures and systems. I contributed in the areas of power/energy modelling and characterization (pre- and post- silicon) for all the generations of P/Z systems since 2012 as well as power management design and optimization of such systems (from low-level hardware mechanisms concepts such as power proxies and noise mitigations mechanisms to OS/Application level management policies) . Lately my focus has been expanded to AI/FHE accelerators, energy accounting and sustainability as well as the use of advanced AI techniques to automate and improve existing approaches.
External tools: