An 8 Gb/s/pin 9.6 ns row-cycle 288 Mb deca-data rate SDRAM with an I/O error detection schemeKyu-Hyoun KimHoe-Ju Chunget al.2007IEEE Journal of Solid-State Circuits
