About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Applied Physics Letters
Paper
Technique for producing highly planar Si/SiO0.64Ge0.36/Si metal-oxide-semiconductor field effect transistor channels
Abstract
Low temperature growth of Si/Si0.64Ge0.36/SiO2 heterostructures with high Ge content were found to have abrupt and planar interfaces after annealing at 800 °C. The improvement of transport characteristics with annealing was caused by the decreased in the grown-in point defects from the SiGe channel. The layers can endure 120 minutes of thermal oxidation at 800 °C which is typically required in deep submicron device fabrication. The microroughening of SiGe alloy can be suppressed by placing the SiO2/Si interface near to the SiGe channel so that the hole confinement in the SiGe and the device performance can be maximize.