About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISCAS 1995
Conference paper
Novel memory architecture to achieve minimal rounding/truncation errors for N dimensional image transformation
Abstract
This paper describes a novel memory architecture to minimize truncation error for implementing N-Dimension decomposable transformation using consecutive one dimension (1D) transformation approach. The memory architecture utilizes the effective bit representation not only achieving minimal truncation error with a constrained memory size, but also minimizing memory size to fulfill a given accuracy requirement. A 8×8 2-D IDCT macro that used the proposed architecture is implemented. The cell count for the macro is 43K cells and occupies 6 mm2 using 0.5μm CMOS VL technology.