Hiroyoshi Kawasaki, Brett M. Clark, et al.
IEEE TNS
This paper describes techniques for mitigating single event upsets in master-slave flip-flop latches in 65 nm SOI device technology. Techniques are explained, modeled, and measured with hardware experiments. © 2007 IEEE.
Hiroyoshi Kawasaki, Brett M. Clark, et al.
IEEE TNS
Ethan H. Cannon, A.J. KleinOsowski, et al.
ICICDT 2007
Oliver C. Wells, Michael S. Gordon, et al.
ScMi 2012
Brendan D. McNally, Stuart Coleman, et al.
Nucl. Instrum. Methods Phys. Res