Latch design techniques for mitigating single event upsets in 65 nm SOI device technology

Abstract

This paper describes techniques for mitigating single event upsets in master-slave flip-flop latches in 65 nm SOI device technology. Techniques are explained, modeled, and measured with hardware experiments. © 2007 IEEE.