About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
InAs-Si nanowire heterojunction tunnel FETs
Abstract
In this letter, we present vertical InAs-Si nanowire heterojunction tunnel FETs (TFETs). The devices consist of an InAs source on a Si channel and drain, with a wraparound gate stack. The Si-InAs combination allows achieving high I \rm on of 2.4 and an inverse subthreshold slope of 150 mV/dec measured over three decades of current. Ni alloying of the InAs top contact is shown to improve performance of both diodes and TFETs significantly. The combination of higher doping at the contact and the alloying also leads to an enhanced performance compared with previously published devices. © 2012 IEEE.