About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
A study of 80x86/80x87 floating-point execution
Abstract
The evolution of a processor architecture must include enhancements to both the fixed and floating-point units. To increase overall performance, architectural and implementation performance improvements to the floating-point unit must keep pace with the performance enhancements made to the fixed-point unit. In this paper we evaluate the performance enhancements provided by the evolution of the floating-point co-processor for the Intel 80x86 family, Using a suite of traces, we show how code compiled for predecessor co-processors will perform on current floating-point implementations.