Jonghae Kim, Jean-Olivier Plouchart, et al.
VLSI Circuits 2003
A 128Kb MRAM (Magnetic Random Access Memory) test chip has been fabricated utilizing for the first time a 0.18μm, VDD=1.8V, logic process technology with Cu backend of line. The presented design uses a 1.4μm2 1T1MTJ (1-Transistor/1-Magnetic Tunnel Junction) cell and features a symmetrical high-speed sensing architecture using complementary reference cells and configurable load devices. Extrapolations from test chip measurements and circuit assessments predict a 5ns random array read access time and random write operations with <5ns write pulse width.
Jonghae Kim, Jean-Olivier Plouchart, et al.
VLSI Circuits 2003
J.A. Mandelman, J. Barth, et al.
IEEE International SOI Conference 1996
B. Davari, C. Koburger, et al.
IEDM 1989
C. Radens, U. Gruening, et al.
VLSI Technology 1998