About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Technology 1998
Conference paper
0.21 μm2 7F2 trench cell with a locally-open globally-folded dual bitline for 1 Gb/4 Gb DRAM
Abstract
A 0.21 μm2 7F2 trench capacitor DRAM cell with a locally-open globally-folded dual bitline has been fabricated using a 175 nm groundrule. This cell features a trench capacitor, a self-aligned trench-to-diffusion buffed strap in direct proximity to the array transistor, shallow-trench device isolation (STI), a self-aligned poly-plug bitline contact, and two-levels of bitline wiring, both formed using a dual damascene process.