About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Circuits 2004
Conference paper
A 16Mb MRAM featuring bootstrapped write drivers
Abstract
A 16Mb Magnetic Random Access Memory (MRAM) is demonstrated in 0-18μm three-Cu-level CMOS with a three-level MRAM process adder. The chip, the highest density MRAM reported to date, utilizes a 1.42μm2 1-Transistor 1-Magnetic Tunnel Junction (1T1MTJ) cell, measures 79mm 2 and features a x16 asynchronous SRAM-like interface. The paper describes the cell, architecture, and circuit techniques unique to multi-Mb MRAM design, including a novel bootstrapped write driver circuit. Hardware results are presented.