High-performance sub-0.25 μm CMOS technology with multiple thresholds and copper interconnectsL. SuR. Schulzet al.1998VLSI Technology 1998
Evaluation of X-ray lithography using a 0.175 μm (0.245 μm2 cell area) 1 Gb DRAM technologyRosemary LongoS. Chalouxet al.1998VLSI Technology 1998
0.21 μm2 7F2 trench cell with a locally-open globally-folded dual bitline for 1 Gb/4 Gb DRAMC. RadensU. Grueninget al.1998VLSI Technology 1998