About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-DAT 2008
Conference paper
Ultra-low leakage MTCMOS circuits with regular-Vt long channel stacked footers for deep sub-100 nm technologies
Abstract
This paper demonstrates that regular-Vt long channel stacked and optimally tapered headers/footers can be used for ultra-low leakage circuits at low-VDDs with dramatic leakage reduction over earlier schemes. Our proposed schemes take advantage of the fact that the leakage saving of two stacked OFF devices as compared to a single OFF device increase rapidly when the sub-threshold slope reduces (improves). ©2008 IEEE.