About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SISPAD 2005
Conference paper
Simulation analysis of series resistance for SOI MOSFET in nanometer regime
Abstract
In this work, we simulated silicon-on-insulator (SOI) transistors with a design targeting for 45nm NFET. A detailed simulation and analysis of the series resistance (Rs) is performed to study the impact of the halo or extension dose, position and grading on Rs. It is shown that Rs depends on junction grading. Changing halo position appears to improve SCE without degrading Rs, while higher halo dose does degrade Rs due to halo compensating the extension doping.