About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
BCTM 2006
Conference paper
Quantitative analysis of errors in on-wafer S-parameter deembedding techniques for high frequency device modeling
Abstract
The de-embedding of intrinsic device parameters from on-wafer measurements is a central problem in high frequency device measurement and modeling. The first quantitative analysis of the errors associated with de-embedding on-wafer s-parameter measurements of 90nm bulk FETs and 130nm SiGe HBTs taking into account the effects of non-ideal standards is presented. Four different on-wafer deembedding techniques are examined. Electromagnetic (E-M) simulations accounting for these non-idealities are used to compare different methods. It is demonstrated that unwanted parasitics in standards can significantly affect parameters extracted using more complex deembedding techniques. The most sensitive standard is identified and an optimized design is presented. © 2006 IEEE.