About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE TNS
Paper
Low-energy proton-induced single-event-upsets in 65 nm node, silicon-on-insulator, latches and memory cells
Abstract
Experimental data are presented showing that low energy (< 2 MeV) proton irradiation can upset exploratory 65 nm node, Silicon-On-Insulator circuits. Alpha particle SER data, modeling and simulation results provide a plausible mechanism. This work suggests that track structures need to be understood and effectively modeled, especially for small, modern devices. © 2007 IEEE.