Impact of source/drain silicon cap on FDSOI SiGe pMOSFET performance

Abstract

This paper analyses the impact of 10nm Si cap layer for UTBB pFET eSiGe, with 35% Ge in channel and source/drain. For the first time, it is found that this Si cap can improve both access resistance and hole mobility in narrow structures.