About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EPEPS 2011
Conference paper
High-density silicon carrier transmission line design for chip-to-chip interconnects
Abstract
Two differential stripline configurations with pitches of 8μm and 22μm are designed for ultra dense interconnect on silicon carrier. The transmission lines are implemented using four wiring levels to support chip-to-chip communication at 11.5Gb/s data rate over 2cm without equalization. Loss characteristics are extracted from test coupons with good model-to-hardware correlation. Impedance and temperature dependent loss performance are analyzed with simulation. Crosstalk performance between two pairs with and without ground shielding, as well as between two twisted pairs, are also evaluated with hardware measurement. © 2011 IEEE.