About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
EPEPS 2009
Conference paper
Model-to-hardware correlation of disk resonators for via-array modeling in high-speed PCBs
Abstract
In high-speed printed circuit board (PCB) designs, vias play a critical role in determining signal and power integrity. This paper uses disk resonators to investigate modeling approaches for common via array structures. Boundary integral equation (BIE) and effective dielectric medium approaches are used for a perforated disk resonator with non-plated holes, using dielectric properties derived from a solid disk resonator study. Both approaches are compared and validated with measurements. ©2009 IEEE.