About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SNW 2021
Conference paper
Hardware Algorithm Co-optimization on Resistive RAM Cross-bar Array for Scalable Analog Compute Technology for AI application
Abstract
We optimize the hardware process for building a resistive RAM (RRAM) stack to increase the switching resistance while reducing the forming voltage (Vform), which are important ingredients for scalable analog computing. With increased resistance, we identified few immediate challenges. We demonstrate that one of those challenges, non-idealities in switching character, can be addressed by algorithm optimization.