About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Paper
Half-VDD Bit-Line Sensing Scheme in CMOS DRAM's
Abstract
A sensing scheme in which the bit line is precharged to half VDD is introduced for CMOS DRAM’s. The study shows that the half - VDDbit-line sensing scheme has several unique advantages, especially for highperformance high-density CMOS DRAM’s, when compared to the full- VDDbit-line sensing scheme used for NMOS memory arrays or the grounded bit-line sensing scheme for PMOS arrays in CMOS DRAM’s. © 1984, IEEE.