About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
RFIC 2007
Conference paper
Distortion simulations with the PSP model: Common-gate circuits
Abstract
We present extensive simulations of distortion in common-gate configured FETs, operated around VdS=0V, using the new PSP MOSFET model. Results are compared to measurements. We show that as a FET is configured into an increasingly more realistic circuit, that the PSP model's distortion performance improves correspondingly and that it can predict intermodulation distortion within ∼3dB of measured data. Third, we quantify, for the first time, to what extent the intermodulation distortion, as represented by IIP3, can be improved by increasing the gate length (L) while scaling the width (W) to maintain the same Rds for constant insertion loss. We show that the magnitude of the 3rd derivative and IIP3 level off quickly with increasing L. © 2007 IEEE.