Joachim N. Burghartz, Jean-Olivier Plouchart, et al.
IEEE Electron Device Letters
A 23.5 GHz 32 nm SOI-CMOS PLL with 30% frequency tuning range features an adaptively biased VCO. The adaptive biasing scheme lowers the average PLL power consumption from 34 mW to 27.2 mW, while keeping the jitter below 1.3° RMS across all frequency bands. © 2004-2012 IEEE.
Joachim N. Burghartz, Jean-Olivier Plouchart, et al.
IEEE Electron Device Letters
Sungjae Lee, J. Johnson, et al.
VLSI Technology 2012
Neric Fong, Calvin Plett, et al.
ESSCIRC 2002
Ongyeun Cho, Daeik D. Kim, et al.
IEEE Trans Semicond Manuf