About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Circuits 2005
Conference paper
A 22 Gbit/s PAM-4 receiver in 90nm CMOS-SOI technology
Abstract
A receiver for PAM-4 encoded data signals is presented, which was measured to receive data at 22 Gbit/s with a BER<10-12 at a maximum frequency deviation of 350 ppm and a 27-1 PRBS pattern. We propose a novel voltage shifting amplifier to introduce a programmable offset to the differential data signal. A CML biasing scheme using programmable matched resistors limits the effect of process variations. The receiver also features a programmable signal termination, an analog equalizer and offset compensation for each sampling latch. Measured current consumption is 207 mA from a 1.1 V supply, active chip area is 0.12 mm2.