Dual stress liner enhancement in hybrid orientation technologyC. SherawM. Yanget al.2005VLSI Technology 2005
Interaction of middle-of-line (MOL) temperature and mechanical stress on 90nm hi-speed device performance and reliabilityK.Y. LimV. Chanet al.2005ESSDERC 2005
On the scalability and carrier transport of advanced CMOS devicesMeikei IeongLeland Changet al.2005ICICDT 2005
High performance and low power transistors integrated in 65nm bulk CMOS technologyZ. LuoA. Steegenet al.2004IEDM 2004
On the integration of CMOS with hybrid crystal orientationsM. YangV. Chanet al.2004VLSI Technology 2004
High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal OrientationsM. YangM. Ieonget al.2003IEDM 2003
Three dimensional CMOS devices and integrated circuitsMeikei IeongKathryn W. Guariniet al.2003CICC 2003