(110) Channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (R ext) engineeringB. YangA. Waiteet al.2007IEDM 2007
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithographyS. NarasimhaK. Onishiet al.2006IEDM 2006
High performance 65 nm SOI technology with enhanced transistor strain and advanced-low-K BEOLW.-H. LeeA. Waiteet al.2005IEDM 2005
Body voltage and history effect sensitivity to key device parameters in 90nm PD-SOIS. KawanakaM.B. Ketchenet al.2004IEEE International SOI Conference 2004