A 45nm low power bulk technology featuring carbon co-implantation and laser anneal on 45°-rotated substrateJ. YuanV. Chanet al.2008ICSICT 2008
SOI 90-nm ring oscillator sub-ps model-hardware correlation and parasitic-aware optimization leading to 1.94-ps switching delayJean-Olivier PlouchartJonghae Kimet al.2005IEDM 2005
Low-frequency noise of 90nm nFETs: Hot-carrier degradation and deuterium effectM. ErturkR. Annaet al.2004SiRF 2004
Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
Body voltage and history effect sensitivity to key device parameters in 90nm PD-SOIS. KawanakaM.B. Ketchenet al.2004IEEE International SOI Conference 2004
The combined effects of deuterium anneals and deuterated barrier-nitride processing on hot-electron degradation in MOSFET'sThomas G. FerenceJay S. Burnhamet al.1999IEEE Transactions on Electron Devices