About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2006
Conference paper
Ultra-thin SOI CMOS using laser spike anneal
Abstract
We have investigated the impact of Laser Spike Anneal (LSA) on the performance of Ultra-thin SOI MOSFETs. LSA was found to significantly reduce the parasitic external resistance in UTSOI devices. Reduced external resistance in conjunction with improved gate activation resulted in a substantial improvement in nFET performance. A conventional spike RTA followed by LSA at 1300C enhances nFET drive current, Ion, by 20% and the effective drive current, Ieff, by 30 % (at Ioff = 1μA/μm). The RTA+LSA approach was found to have a smaller impact on pFET performance. This is attributed to boron loss due to segregation into the buried oxide (BOX) during the RTA. The RTA+LSA process also resulted in improved AC performance (∼ 10% improvement in ring oscillator stage delay at fixed leakage current) compared to an RTA-only process. We have found that an LSA-only process significantly suppresses boron segregation and increases dopant activation, resulting in a 50% reduction in the p-type sheet resistance when compared to a conventional high temperature RTA-only process. The introduction of LSA provides a path for high performance UTSOI CMOS. © 2006 IEEE.