About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICEP 2016
Conference paper
Thermal performance evaluation of dual-side cooling for a three-dimensional (3D) chip stack: Additional cooling from the laminate (substrate) side
Abstract
When a 3D chip stack is composed of some memories and a logic device such as processor, the logic device has been assumed to be located as a bottom chip in wide I/O and HBM applications. On the other hand, for high-end server applications, a processor needs to be located as a top chip because it needs to be cooled efficiently. In this case, many Through Silicon Vias (TSVs) are necessary in a memory (bottom chip), because a processor (top chip) requires many electrical connections (power, ground, signal) with a substrate [1]. However, when effective cooling from the bottom side of chips ( from the substrate side) is achieved, a processor can be located as a bottom chip, and only a small numbers of TSVs are required in a processor which electrically connects a memory and a substrate [2,3].