About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 1985
Conference paper
SELF-ALIGNED PROCESSES FOR THE GaAs GATE FET.
Abstract
The authors have developed cold gate and refractory gate self-aligned process for the GaAs-based SISFET. Using either of these approaches, they have demonstrated 0. 7- mu m gate length devices with near-zero threshold voltage, transconductance of 280 mS/mm at 300 K and 400 mS/mm at 77 K and low gate leakage. They have also fabricated 23-stage ring oscillators which yielded delays of 35 ps/gate and speed-power products of 10 fj/gate at 300 K.