About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
CSICS 2005
Conference paper
Scalability of SOI CMOS technology and circuit to millimeter wave performance
Abstract
This paper presents the high-frequency performance of the 130 and 90-nm SOI technologies as well as its integration capabilities and scalability. With a measured 303-GHz Ft, 1.6-mS/μm gm, and sub 1.1-dB NFmin up to 26-GHz the SOI NMOS transistors exhibits performances ahead of the ITRS roadmap. Passives are integrated in the microprocessor back-end, and the 1.8fF/μm2 capacitance density of the Vertical Native Capacitor (VNCAP) in a 90nm SOI CMOS improves by 28%, as compared to a 120 nm SOI CMOS. In the circuit design section, we will show how this high-level of performance will expand the use of CMOS to high-performance millimeter-wave applications with examples of such circuits for frequency generation, and amplification. © 2005 IEEE.