About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECTC 2008
Conference paper
Reliability testing of through-silicon vias for high-current 3D applications
Abstract
A robust through-silicon via technology is necessary for high-power, high-performance 3D-silicon applications. To study mrough-via interconnection reliability, modules consisting of a test chip, silicon carrier interposer with through-vias, and ceramic substrate were constructed. A socket assembly containing a microchannel water cooler was also constructed to apply pulsed power to via daisy chain test sites. Test results to date indicate mat the interconnection reliability is limited by the solder bump portions of the interconnection, not the through-silicon via itself. © 2008 IEEE.