About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICSICT 2006
Conference paper
Process induced stress for CMOS performance improvement
Abstract
The integration of 3 major techniques of process induced stress, stress memory technique (SMT), dual stress liners (DSL), and stress proximity technique (SPT), has been demonstrate for advanced CMOS technology. The device performance improvement from each technique and their addability are discussed. © 2006 IEEE.