About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
DesignCon 2013
Conference paper
Power supply noise induced jitter estimation in high speed clock tree for full chip timing analysis
Abstract
As semiconductor technology advances, low supply voltage and high performance requirements make the clock jitter more critical to the integrated circuit (IC) design. In this paper, a 32nm test vehicle is built to characterize and analyze on-chip power supply noise. Clock jitter sensitivity to noise frequency and amplitude is investigated. By studying noise characteristics and jitter sensitivity to noise, a cell based jitter model generation method is introduced. This enables clock tree jitter calculation and flexible "what if' analysis with reduced run time, which is the key for STA early on in the design phase. The estimation result on a real design is studied and shows good correlation to conventional jitter analysis method.