About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ASICON 2011
Conference paper
Auto-assign method for large scale flip-chip package design
Abstract
The package size for Application-Specific Integrated Circuit (ASIC) becomes larger; the mainstream size is above 50mm * 50mm for current communication and networking ASICs with more than 2000 IOs. It will take more and more time to assign logical connections from chip solder bump to package solder ball across the substrate before layout design start, so an effective method of automatic assignment for package design is key for turn-around time (TAT) reduction. The benefit of package connections TAT reduction is to drive fast time to market based upon current chip-package co-design methodology. An example of real ASIC in production is presented in this paper to demonstrate the effectiveness of this automatic assign method that is integrated in so called Auto-Assign tool. © 2011 IEEE.