About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
DesignCon 2013
Conference paper
Terabit/s packaging design for testing of high-speed IC transceivers
Abstract
An electrical packaging platform to support the testing of high-speed IC transceivers with aggregate data rates up to 0.48 Tb/s Tx + 0.48 Tb/s Rx (24 transmitters and 24 receivers up to 20 Gb/s per channel) is presented. The design requirements, potential solutions, and considerations for a successful implementation are discussed together with the characterization and evaluation of a passive interconnect system that spans package, board, and high-speed connectors. This platform is used to demonstrate the operation of VCSEL-based optoelectronic buses for short-reach applications relying on a custom IBM CMOS "holey" optochip.