About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2002
Conference paper
Performance assessment of scaled strained-Si channel-on-insulator (SSOI) CMOS
Abstract
The performance assessment of scaled strained-silicon channel-on-insulator (SSOI) CMOS was discussed. Bulk-strained-silicon (SS) and unstrained-silicon devices were fabricated. The predicted results of energy dissipation over one switching cycle for the bulk-Si, bulk-SS and SSOI CMOS circuits was compared. The SSOI CMOS was found to exhibit the lowest energy dissipation.