About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SPIE Advanced Lithography + Patterning 2024
Conference paper
Large Feature Wafer Level In-Line Optical Metrology Techniques for Advanced Packaging Schemes
Abstract
Heterogeneous integration presents significant metrology challenges, which are different from what is encountered at the logic device level in terms of materials and specifically sizes. Large-scale 3D structures needs to be characterized with unprecedented accuracy and advanced optical techniques play a pivotal role. In this paper, we introduce and discuss dimensional and overlay metrology challenges related to TSV integration schemes. Specific examples will be presented and capabilities as well as limitations discussed.