About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISITA 2016
Conference paper
Improving the error-floor performance of binary half-product codes
Abstract
Recently, a new type of product-like codes, known as half-product codes, has been studied for OTN applications. Binary half-product codes show excellent bit-error-rate performance under iterative hard-decision decoding in the waterfall region. To further improve the performance in the error floor region, a novel post-processor algorithm is proposed that relies on conditional bit flipping. For a class of important practical half-product codes, the error floor after post-processing is characterized.