About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Abstract
A balanced Charge Transfer sense amplifier for one device cell memory arrays, is presented. Charge transfer techniques are used to preamplify the sense signal and to isolate the large bit/sense (B/S) line capacitance from the nodes of a dynamic latch. The high sensitivity of the sense refresh amplifier is demonstrated in an experimental memory array with a B/S line to cell storage node capacitance ratio of 40 and a sense signal of about 61 mV. Performance limitations are also discussed. Copyright © 1976 by The Institute of Electrical and Electronics Engineers, Inc.