About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
S3S 2017
Conference paper
First demonstration of symmetric lateral NPN transistors on SOI featuring epitaxially-grown emitter/collector regions
Abstract
We report the first demonstration of symmetric lateral NPN transistors on SOI having epitaxially-grown emitter/collector (E/C). Employing a novel notch-assisted epitaxy scheme, using faceted Si epi as RIE mask to expose the vertical intrinsic-base epi-seeding surfaces, the epitaxial E/C are automatically connected to extension regions for metal contact and/or for electrical probing. Healthy device I-V characteristics were obtained with post-epi RTA. The results suggest a path forward for devices suitable for low-power THz electronics applications.