Paper

01 Jan 1984

Evolution of the MOSFET Dynamic RAM—A Personal View

View publication

Abstract

The early conceptual stages and key elements in the development of the one-device MOSFET dynamic RAM are reviewed from the personal perspective of the author. Future miniaturization to the level of 1/4μm channel length and minimum lithography dimension is projected. © 1984 IEEE

Related

Paper

1 µm MOSFET VLSI Technology: Part 11—Device Designs and Characteristics for High-Performance Logic Applications

Robert H. Dennard, Fritz H. Gaensslen, et al.

IEEE T-ED

Paper

1, μm MOSFET VLSI Technology: Part IV-Hot-Electron Design Constraints

Tak H. Ning, Peter W. Cook, et al.

IEEE JSSC

Paper

An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches

Leland Chang, Robert K. Montoye, et al.

IEEE Journal of Solid-State Circuits

Paper

Silicon CMOS devices beyond scaling

Wilfried Haensch, Edward J. Nowak, et al.

IBM J. Res. Dev

View all publications