Paper

01 Jan 1984

Evolution of the MOSFET Dynamic RAM—A Personal View

View publication

Abstract

The early conceptual stages and key elements in the development of the one-device MOSFET dynamic RAM are reviewed from the personal perspective of the author. Future miniaturization to the level of 1/4μm channel length and minimum lithography dimension is projected. © 1984 IEEE

Related

Paper

Inverter Performance Of Deep-Submicrometer Mosfet'S

George A. Sai-Halasz, Matthew R. Wordeman, et al.

IEEE Electron Device Letters

Paper

1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macro

Osamu Takahashi, Sang H. Dhong, et al.

IEEE Journal of Solid-State Circuits

Paper

1, μm MOSFET VLSI Technology: Part IV-Hot-Electron Design Constraints

Tak H. Ning, Peter W. Cook, et al.

IEEE JSSC

Paper

Alpha-Particle-Induced Soft Error Rate in VLSI Circuits

George A. Sai-Halasz, Matthew R. Wordeman, et al.

IEEE T-ED

View all publications