Paper

01 Jan 1984

Evolution of the MOSFET Dynamic RAM—A Personal View

View publication

Abstract

The early conceptual stages and key elements in the development of the one-device MOSFET dynamic RAM are reviewed from the personal perspective of the author. Future miniaturization to the level of 1/4μm channel length and minimum lithography dimension is projected. © 1984 IEEE

Related

Paper

A Room Temperature 0.1 µm CMOS on SOI

Ghavam G. Shahidi, Carl A. Anderson, et al.

IEEE Transactions on Electron Devices

Paper

IGFET Circuit Performance—N-Channel Versus P-Channel

George Cheroff, Dale L. Critchlow, et al.

IEEE JSSC

Review

Challenges and future directions for the scaling of dynamic random-access memory (DRAM)

Jack A. Mandelman, Robert H. Dennard, et al.

IBM J. Res. Dev

Paper

An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches

Leland Chang, Robert K. Montoye, et al.

IEEE Journal of Solid-State Circuits

View all publications