About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
HCS 2016
Conference paper
Encoder logic for reducing serial I/O power in sensors and sensor hubs
Abstract
Communicating data from sensors such as gyroscopes and accelerometers, to processors, typically occurs over printed circuit board traces. This communication can cost up to 40 μW at data rates of 1 Mb/s. VDBS encoding reduces signal transitions and thus reduces the dynamic power dissipation of sensor communication. Because they require no decoder logic, VDBS-enhanced sensors can be used with unmodified existing processors and can leverage existing serial interface standards. We present vdbs2rtl, a tool for generating RTL for the optimal VDBS encoders in both VHDL and Verilog.