Designing for a gigahertz

H. Peter Hofstee; Sang H. Dhong; David Meltzer; Kevin J. Nowka; Joel A. Silberman; Jeffrey L. Burns; Stephen D. Posluszny; Osamu Takahashi

doi:10.1109/40.683106

IEEE Micro

Paper

01 May 1998

Designing for a gigahertz

View publication

Abstract

Using a circuit-centric approach, a small team constructed a gigahertz integer processor, more than doubling the frequency of full-fledged designs in the same technology.

Paper

Highspeed Sensing Scheme for CMOS DRAM's

Sang H. Dhong, Nicky Chau-Chun Lu, et al.

IEEE Journal of Solid-State Circuits

Paper

A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing

Nicky C.C. Lu, Gary B. Bronner, et al.

IEEE Journal of Solid-State Circuits

Paper

Sidewall Spacer Technology for MOS and Bipolar Devices

Sang H. Dhong, Edward J. Petrillo

JES

Paper

1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macro

Osamu Takahashi, Sang H. Dhong, et al.

IEEE Journal of Solid-State Circuits

View all publications

Abstract

Related

Highspeed Sensing Scheme for CMOS DRAM's

A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing

Sidewall Spacer Technology for MOS and Bipolar Devices

1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macro